1. Sampling circuits
Elementary track-and hold
kT/C noise
Finite tracking time constant
Tracking nonlinearity
Hold feedthrough and leakage
Clock jitter
Charge injection and clock feedthrough
Clock bootstrapping
Bottom plate sampling
2. Voltage comparators
Cascades of gain stages and integrators
Regenerative latch
Strong ARM topology
Noise analysis
Metastability
State-of-the-art design examples
3. Flash ADCs
Encoder considerations
Offset averaging
Offset calibration
Folding, interpolation
State-of-the-art design examples
4. Pipeline ADCs
Conversion concept
Redundancy
MDAC design
Stage scaling
State-of-the-art design examples
5. Successive approximation ADCs
Conversion concept
Top and bottom-plate sampling
Redundancy
DAC design & switching schemes
Asynchronous timing
State-of-the-art design examples
6.Time interleaving
Offset, gain and skew errors
Skew calibration techniques
Hierarchical interleaving
State-of-the-art design examples
7. Current steering DACs
Review of DT-CT interface
Basic D/A circuit architectures
DNL, INL and segmentation
Dynamic element matching
Current cell design, dynamic errors
Layout consideration
State-of-the-art design examples